# Instrumentation amplifiers, load-cell amplification

# The Wheatstone bridge

Suppose we have a constant Vbridge excitation. Then the total current passing through the bridge is:  $V_6 = (R_A + R_B) [(R_c + R_b)]$ 


For simplicity, and to get an idea of how this bridge works, let's assume that both dividers have an equal resistance, and furthermore that all resister values are identical. Then  $\mathbf{V} = 0$ .

Now, consider a case where  $R_A$  increases by an amount dR, and  $R_D$  decreases by dR. In this case, the current passing through the two halves of the bridge (each a divider!) is no longer identical. In fact, the left current is:  $V/(R_A + dR + R_B)$ , while the right current is  $V/(R_C + R_D - dR)$ .

Thus, the voltage on the left is  $R_B * V / (R_A + dR + R_B)$ , and on the right,  $(R_D - dR)*V/(R_C + R_D - dR)$ , and after a significant amount of algebra, we find to leading order that  $V \sim 2 dR$  (the exact calculation you can do if you like!)

Fundamentally, this circuit becomes *non-linear* when dR becomes large compared with all the R in the bridge.

# A load-cell circuit consisting of strain gages in the Wheatstone-bridge configuration:



Upon application of force, F, the strain gauges respond by changing their resistance. Under *compression*, the resistance *decreases;* under *tension*, the resistance *increases*.

Thus we can quickly see that the differential voltage will systematically change in response to applied force, as the vdividers formed by the strain gauges in each side of the load cell will change their primary voltage values in a leveredfashion.

Nevertheless, the mean value sits around 5 V!

MAN -MOOL


# Often we are tasked with the measurement of a transducer's output

The main challenge addressed by instrumentation amplifiers is *high rejection of common-mode voltage (CMRR)* 

The high CMRR is necessary because often transducers (such as load cells) have high commonmode signals (of order several V), while the signal of interest is a differential signal in the mV-scale.

If we want a 0.1% accuracy of a mV signal, say, then we must reject 5 V-common-mode down to the microvolt level (!) this corresponds to a rejection of over a million times the common-mode!

How can we achieve this?



$$V_{OUT} + V_A = \frac{V+dV}{R} = \frac{V}{R}$$

$$V_{OUT} + V_A = \frac{V+dV}{R} = \frac{V+dV}{R} = \frac{V}{R}$$

$$V_{OUT} = V+dV - V_A = V+dV - (V-dV)$$

$$= V+dV - V+dV$$

$$= ZdU$$

$$V_{OUT} - V_A = V_A - (V-dV)$$

$$V_{OUT} = 2V_A - (V-dV)$$

$$V+dV - V_A = V_B$$

$$V+dV = 2V_B = 2V_A$$

$$= V+dV - V+dV = ZdV$$


(

# The previous circuit should look familiar from the handout on instrumentation amplifiers.


These are useful devices for discarding common-mode signals!

A word of caution on CMRR in INAs: see from the INA 122 datasheet:

CMRR drops at high-frequency!



# Precision Voltage sources: REF 102







SBVS022B - SEPTEMBER 2000 - REVISED JUNE 2009

# 10V Precision Voltage Reference

# FEATURES


- +10V ±0.0025V OUTPUT
- VERY LOW DRIFT: 2.5ppm/°C max
- EXCELLENT STABILITY: 5ppm/1000hr typ
- EXCELLENT LINE REGULATION: 1ppm/V max
- EXCELLENT LOAD REGULATION: 10ppm/mA max
- LOW NOISE:  $5\mu V_{PP}$  typ, 0.1Hz to 10Hz
- WIDE SUPPLY RANGE: 11.4VDC to 36VDC
- LOW QUIESCENT CURRENT: 1.4mA max
- PACKAGE OPTIONS: PLASTIC DIP, SO-8

# DESCRIPTION

The REF102 is a precision 10V voltage reference. The drift is laser-trimmed to 2.5ppm/°C max C-grade over the industrial temperature range. The REF102 achieves its precision without a heater. This results in low power, fast warm-up, excellent stability, and low noise. The output voltage is extremely insensitive to both line and load variations and can be externally adjusted with minimal effect on drift and stability. Single-supply operation from 11.4V to 36V and excellent overall specifications make the REF102 an ideal choice for demanding instrumentation and system reference applications.

## APPLICATIONS

- PRECISION-CALIBRATED VOLTAGE STANDARD
- D/A AND A/D CONVERTER REFERENCE
- PRECISION CURRENT REFERENCE
- ACCURATE COMPARATOR THRESHOLD REFERENCE
- DIGITAL VOLTMETER
- TEST EQUIPMENT
- PC-BASED INSTRUMENTATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	MAX INITIAL ERROR (mV)	MAX DRIFT (PPM/°C)	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
REF102AU	±10	±10	SO-8	D	REF102AU
REF102AP	±10	±10	DIP-8	P	REF102AP
REF102BU	±5	±5	SO-8	D	REF102BU
REF102BP	±5	±5	DIP-8	P	REF102BP
REF102CU	±2.5	±2.5	SO-8	D	REF102CU
REF102CP	±2.5	±2.5	DIP-8	P	REF102CP

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

#### **PIN CONFIGURATIONS**








FIGURE 11. Stacked References.




FIGURE 12. ±5V Reference.




FIGURE 13. +5V and +10V Reference.




FIGURE 14. Precision Voltage Reference with Extremely Low Noise.



#### **Revision History**

DATE	REVISION	PAGE	SECTION	DESCRIPTION
6/09	Б	0	Absolute Maximum Ratings	Deleted lead temperature rating.
0/09	D	2	Package/Ordering Information	Changed Package Ordering Information table.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REF102AP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		REF102P A	Samples
REF102AU	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		REF 102U A	Samples
REF102AU/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		REF 102U A	Samples
REF102AUG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		REF 102U A	Samples
REF102BP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		REF102P B	Samples
REF102BU	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	REF 102U B	Samples
REF102BUG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	REF 102U B	Samples
REF102CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	REF102P C	Samples
REF102CPG4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	REF102P C	Samples
REF102CU	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	REF 102U C	Samples
REF102CU/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	REF 102U C	Samples
REF102CUG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	REF 102U C	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF102AU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
REF102CU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

#### PACKAGE MATERIALS INFORMATION

16-Oct-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF102AU/2K5	SOIC	D	8	2500	853.0	449.0	35.0
REF102CU/2K5	SOIC	D	8	2500	853.0	449.0	35.0


## **D0008A**



### **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
   Reference JEDEC registration MS-012, variation AA.




### D0008A

## **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




#### D0008A

## **EXAMPLE STENCIL DESIGN**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated



IOLOGY High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100)

# FEATURES

- Slew Rate: 30V/µs
- Gain-Bandwidth Product: 35MHz
- Settling Time (0.01%): 3μs
- Overdrive Recovery: 0.4µs
- Gain Error: 0.05% Max
- Gain Drift: 5ppm/°C
- Gain Nonlinearity: 16ppm Max
- Offset Voltage (Input + Output): 600µV Max
   Drift with Temperature: 2µV/°C
- Input Bias Current: 40pA Max
- Input Offset Current: 40pA Max
   Drift with Temperature (to 70°C): 0.5pA/°C

# **APPLICATIONS**

- Fast Settling Analog Signal Processing
- Multiplexed Input Data Acquisition Systems
- High Source Impedance Signal Amplification from High Resistance Bridges, Capacitance Sensors, Photodetector Sensors
- Bridge Amplifier with < 1Hz Lowpass Filtering</p>

# DESCRIPTION


The LT<sup>®</sup>1102 is the first fast FET input instrumentation amplifier offered in the low cost, space saving 8-pin packages. Fixed gains of 10 and 100 are provided with excellent gain accuracy (0.01%) and non-linearity (3ppm). No external gain setting resistor is required.

Slew rate, settling time, gain-bandwidth product, overdrive recovery time are all improved compared to competitive high speed instrumentation amplifiers.


Industry best speed performance is combined with impressive precision specifications: less than 10pA input bias and offset currents,  $180\mu$ V offset voltage. Unlike other FET input instrumentation amplifiers, on the LT1102 there is no output offset voltage contribution to total error, and input bias currents do not double with every 10°C rise in temperature. Indeed, at 70°C ambient temperature the input bias current is only 40pA.

T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.

# TYPICAL APPLICATION



Wideband Instrumentation Amplifier



LINEAR TECHNOLOGY


# ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	±20V
Differential Input Voltage	±40V
Input Voltage	±20V

**Order Options** Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ 

# PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.



# **ELECTRICAL CHARACTERISTICS** $V_{S} = \pm 15V$ , $V_{CM} = 0V$ , $T_{A} = 25^{\circ}C$ , Gain = 10 or 100, unless otherwise noted.

				1102AM/		L			
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
G <sub>E</sub>	Gain Error	$V_0 = \pm 10V, R_L = 50k \text{ or } 2k$		0.010	0.050		0.012	0.070	%
G <sub>NL</sub>	Gain Nonlinearity	$G = 100, R_L = 50k$		3	14		4	18	ppm
		$G = 100, R_L = 2k$		8	20		8	25	ppm
		G = 10, RL = 50k or 2k		7	16		7	30	ppm
V <sub>OS</sub>	Input Offset Voltage			180	600		200	900	μV
l <sub>os</sub>	Input Offset Current			3	40		4	60	pА
I <sub>B</sub>	Input Bias Current			±3	±40		$\pm 4$	±60	pА
	Input Resistance								
	Common Mode	$V_{CM} = -11V$ to 8V		10 <sup>12</sup>			10 <sup>12</sup>		Ω
		$V_{CM} = 8V$ to 11V		10 <sup>11</sup>			10 <sup>11</sup>		Ω
	Differential Mode			10 <sup>12</sup>			10 <sup>12</sup>		Ω
en	Input Noise Voltage	0.1Hz to 10Hz		2.8			2.8		μV <sub>P-P</sub>
	Input Noise Voltage	f <sub>0</sub> = 10Hz		37			37		nV/√Hz
	Density	f <sub>0</sub> = 1000Hz (Note 2)		19	30		20		nV/√Hz
	Input Noise Current Density	f <sub>0</sub> = 1000Hz, 10Hz (Note 3)		1.5	4		2	5	fA/√Hz
	Input Voltage Range		±10.5	±11.5		±10.5	±11.5		V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, $V_{CM} = \pm 10.5V$	84	98		82	97		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 9 V \text{ to } \pm 18 V$	88	102		86	101		dB
I <sub>S</sub>	Supply Current			3.3	5.0		3.4	5.6	mA
V <sub>0</sub>	Maximum Output	$R_{L} = 50k$	±13.0	±13.5		±13.0	±13.5		V
0	Voltage Swing	$R_{L} = 2k$	±12.0	±13.0		±12.0	±13.0		V
BW	Bandwidth	G = 100 (Note 4)	120	220		100	220		kHz
		G = 10 (Note 4)	2.0	3.5		1.7	3.5		MHz
SR	Slew Rate	G = 100, $V_{IN} = \pm 0.13V$ , $V_0 = \pm 5V$	12	17		10	17		V/µs
		$G = 10, V_{IN} = \pm 1V, V_0 = \pm 5V$	21	30		18	30		V/µs
	Overdrive Recovery	50% Overdrive (Note 5)		400			400		ns
	Settling Time	V <sub>0</sub> = 20V Step (Note 4)							
		G = 10 to 0.05%		1.8	4.0		1.8	4.0	μs
		G = 10 to 0.01%		3.0	6.5		3.0	6.5	μs
		G = 100 to 0.05%		7	13		7	13	μs
		G = 100 to 0.01%		9	18		9	18	μs



# $\label{eq:constraint} \begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \\ -40^\circ \textbf{C} \leq T_A \leq 85^\circ \textbf{C} \mbox{ for I grades, unless otherwise noted.} \end{array}$

 $V_S$  = ±15V,  $V_{CM}$  = 0V, Gain = 10 or 100,  $-55^\circ C \leq T_A \leq 125^\circ C$  for AM/M grades,

				T1102AN	Λ	L			
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
G <sub>E</sub>	Gain Error	$ \begin{array}{l} G = 100,  V_0 = \pm 10V,  R_L = 50k \mbox{ or } 2k \\ G = 10,  V_0 = \pm 10V,  R_L = 50k \mbox{ or } 2k \end{array} $		0.10 0.05	0.25 0.12		0.10 0.06	0.30 0.15	% %
TCG <sub>E</sub>	Gain Error Drift (Note 6)	G = 100, $R_L$ = 50k or 2k G = 10, $R_L$ = 50k or 2k		9 5	20 10		10 6	25 14	ppm/°C ppm/°C
G <sub>NL</sub>	Gain Nonlinearity			20 28 9	70 85 20		24 32 9	90 110 24	ppm ppm ppm
V <sub>OS</sub>	Input Offset Voltage			300	1400		400	2000	μV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift	(Note 6)		2	8		3	12	μV/°C
I <sub>OS</sub>	Input Offset Current			0.3	4		0.4	6	nA
Ι <sub>Β</sub>	Input Bias Current			±2	±10		±2.5	±15	nA
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.3V	82	97		80	96		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 17$ V	88	100		84	99		dB
I <sub>S</sub>	Supply Current	T <sub>A</sub> = 125°C		2.5			2.5		mA
V <sub>0</sub>	Maximal Output Voltage Swing	$R_{L} = 50k$ $R_{L} = 2k$	±12.5 ±12.0	±13.2 ±12.6		±12.5 ±12.0	±13.2 ±12.6		V V

### $V_S$ = ±15V, $V_{CM}$ = 0V, Gain = 10 or 100, $0^\circ C \leq T_A \leq 70^\circ C,$ unless otherwise noted.

				LT1102A(	;				
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
G <sub>E</sub>	Gain Error	$ \begin{array}{l} G = 100,  V_0 = \pm 10V,  R_L = 50k \; or \; 2k \\ G = 10,  V_0 = \pm 10V,  R_L = 50k \; or \; 2k \end{array} $		0.04 0.03	0.11 0.09		0.05 0.04	0.14 0.12	%
TCG <sub>E</sub>	Gain Error Drift (Note 6)	$G = 100, R_L = 50k \text{ or } 2k$ $G = 10, R_L = 50k \text{ or } 2k$		8 5	18 10		9 6	22 14	ppm/°C ppm/°C
G <sub>NL</sub>	Gain Nonlinearity			8 11 8	30 36 18		9 12 8	40 48 22	ppm ppm ppm
V <sub>OS</sub>	Input Offset Voltage			230	1000		280	1400	μV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift	(Note 6)		2	8		3	12	μV/°C
I <sub>OS</sub>	Input Offset Current			10	150		15	220	pА
$\Delta I_{0S} / \Delta T$	Input Offset Current Drift	(Note 6)		0.5	3		0.5	4	pA/°C
I <sub>B</sub>	Input Bias Current			±40	±300		±50	±400	pА
$\Delta I_{\rm B} / \Delta T$	Input Bias Current Drift	(Note 6)		1	4		1	6	pA/°C
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.3V	83	98		81	97		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 17$ V	87	101		85	100		dB
I <sub>S</sub>	Supply Current	T <sub>A</sub> = 70°C		2.8			2.9		mA
V <sub>0</sub>	Maximum Output Voltage Swing	$R_{L} = 50k$ $R_{L} = 2k$	±12.8 ±12.0	±13.4 ±12.8		±12.8 ±12.0	±13.4 ±12.8		V V



# **ELECTRICAL CHARACTERISTICS**

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: This parameter is tested on a sample basis only.

Note 3: Current noise is calculated from the formula:

 $i_n = (2qI_B)^{1/2}$ 


where  $q = 1.6 \cdot 10^{-19}$  coulomb. The noise of source resistors up to  $1G\Omega$  swamps the contribution of current noise.

**Note 4:** This parameter is not tested. It is guaranteed by design and by inference from the slew rate measurement.


**Note 5:** Overdrive recovery is defined as the time delay from the removal of an input overdrive to the output's return from saturation to linear operation.


50% overdrive equals  $V_{IN} = \pm 2V$  (G = 10) or  $V_{IN} = \pm 200mV$  (G = 100). **Note 6:** This parameter is not tested. It is guaranteed by design and by inference from other tests.


# TYPICAL PERFORMANCE CHARACTERISTICS




Small Signal Response, G = 100 (Input = 5mV Pulse)








Settling Time, G = 10 (Input From –10V to 10V)






Settling Time, G = 100 (Input From –10V to 10V)




Settling Time, G = 10 (Input From 10V to –10V)




LT1102 • TPC05

Settling Time, G = 100 (Input From 10V to -10V)






# **TYPICAL PERFORMANCE CHARACTERISTICS**







# TYPICAL PERFORMANCE CHARACTERISTICS




Gain Error vs Temperature





Gain Nonlinearity Over Temperature






# APPLICATIONS INFORMATION

In the two op amp instrumentation amplifier configuration, the first amplifier is basically in unity gain, and the second amplifier provides all the voltage gain. In the LT1102, the second amplifier is decompensated for gain of 10 stability, therefore high slew rate and bandwidth are achieved. Common mode rejection versus frequency is also optimized in the G = 10 mode, because the bandwidths of the two op amps are similar. When G = 100, this statement is no longer true; however, by connecting an 18pF capacitor between pins 1 and 2, a common mode AC gain is created to cancel the inherent roll-off. From 200Hz to 30kHz, CMRR versus frequency is improved by an order of magnitude.

#### Input Protection

Instrumentation amplifiers are often used in harsh environments where overload conditions can occur. The LT1102 employs FET input transistors, consequently the differential input voltage can be  $\pm 30V$  (with  $\pm 15V$ supplies,  $\pm 36V$  with  $\pm 18V$  supplies). Some competitive instrumentation amplifiers have NPN inputs which are protected by back-to-back diodes. When the differential input Voltage exceeds  $\pm 13V$  on these competitive devices, input current increases to milliampere level; more than  $\pm 10V$  differential voltage can cause permanent damage.

When the LT1102 inputs are pulled below the negative supply or above the positive supply, the inputs will clamp a diode voltage below or above the supplies. No damage will occur if the input current is limited to 20mA.



#### Gains Between 10 and 100


Gains between 10 and 100 can be achieved by connecting two equal resistors (=  $R_X$ ) between pins 1 and 2 and pins 7 and 8.

Gain = 10 + 
$$\frac{R_X}{R + R_X/90}$$

The nominal value of R is  $1.84k\Omega$ . The usefulness of this method is limited by the fact that R is not controlled to better than  $\pm 10\%$  absolute accuracy in production. However, on any specific unit, 90R can be measured between Pins 1 and 2.



# **APPLICATIONS INFORMATION**




Gain = 20, 110, or 200 Instrumentation Amplifiers




S4B

AO A1 EN 800kHz SIGNALS CAN BE MULTIPLEXED WITH LT1102 IN G = 10



#### **Dynamic Response of the Current Source**


LT1102 • Al03



LT1102 • AI05

TECHNOLOGY


# TYPICAL APPLICATIONS




**Basic Connections** 




**Offset Nulling** 







### PACKAGE DESCRIPTION






Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

### **PACKAGE DESCRIPTION**

N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)



NOTE: 1. DIMENSIONS ARE <u>INCHES</u> \* THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)



### SPECIFICATIONS

At T<sub>A</sub> = +25°C, V<sub>S</sub> = +5V, R<sub>L</sub> = 20k $\Omega$  connected to V<sub>S</sub>/2, unless otherwise noted.


		L '	NA122P, U		IN	A122PA, U	4	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
INPUT								
Offset Voltage, RTI			±100	±250		±150	±500	μV
vs Temperature			±1	±3		*	±5	μV/°C
vs Power Supply (PSRR)	$V_{S} = +2.2V$ to $+36V$		10	30		*	100	μV/V
Input Impedance	5		10 <sup>10</sup>    3			*		ΩllpF
Safe Input Voltage	R <sub>S</sub> = 0	(V–)–0.3		(V+)+0.3	*		*	v
	$R_s = 10k\Omega$	(V–)–40		(V+)+40	*		*	v
Common-Mode Voltage Range		0		3.4	*		*	v
Common-Mode Rejection	$V_{CM} = 0V$ to 3.4V	83	96		76	90		dB
INPUT BIAS CURRENT			-10	-25		*	-50	nA
vs Temperature			±40			*		pA/°C
Offset Current			±1	±2		*	±5	nA
vs Temperature			±40			*		pA/°C
GAIN			G = 5 to 10	· · · · · ·		*		V/V
Gain Equation			= 5 + 200kΩ			*		V/V
Gain Error	G = 5		= 0 + 200K32	±0.1		*	±0.15	%
vs Temperature	G = 5 G = 5		±0.05	±0.1 10		*	*	ppm/°C
Gain Error	G = 100		±0.3	±0.5		*	±1	% %
vs Temperature	G = 100 G = 100		±0.0	±100		*	*	ppm/°C
Nonlinearity	$G = 100$ , $V_0 = -14.85V$ to +14.9V		±0.005	±0.012		*	±0.024	% %
NOISE (RTI)			10.000	10.012			10.021	,0
Voltage Noise, f = 1kHz			60			*		nV/√Hz
f = 100Hz			100			*		nV/√Hz
f = 10Hz			110			*		nV/√Hz
$f_B = 0.1Hz$ to 10Hz			2			*		μVp-p
Current Noise, $f = 1kHz$			80			*		fA/√Hz
$f_B = 0.1$ Hz to 10Hz			2			*		pAp-p
OUTPUT								r r r
Voltage, Positive	$V_{S} = \pm 15V$	(V+)-0.1	(V+)-0.05		*	*		v
Negative	$V_{\rm S} = \pm 15V$	(V–)+0.15	1 ° '		*	*		v
Short-Circuit Current	Short-Circuit to Ground	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	+3/-30			*		mA
Capacitive Load Drive			1			*		nF
FREQUENCY RESPONSE								
Bandwidth, –3dB	G = 5		120			*		kHz
Banamath, Gab	G = 100		5			*		kHz
	G = 500		0.9			*		kHz
Slew Rate			+0.08/-0.16			*		V/µs
Settling Time, 0.01%	G = 5		350			*		μS
	G = 100		450			*		μS
	G = 500		1.8			*		ms
Overload Recovery	50% Input Overload		3			*		μs
POWER SUPPLY								
Voltage Range, Single Supply		+2.2	+5	+36	*	*	*	v
Dual Supplies		-0.9/+1.3		±18	*	*	*	v
Current	I <sub>O</sub> = 0		60	85		*	*	μA
TEMPERATURE RANGE	Ť							· ·
Specification		-40		+85	*		*	°C
Operation		-55		+85	*		*	°C
Storage		-55		+125	*		*	°C
Thermal Resistance, $\theta_{IA}$								
8-Pin DIP			150			*		°C/W
SO-8 Surface-Mount			150			*		°C/W
			100					0,11

\* Specification same as INA122P, INA122U.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



#### **PIN CONFIGURATION**



#### **ABSOLUTE MAXIMUM RATINGS(1)**

Supply Voltage, V+ to V Signal Input Terminals, Voltage <sup>(2)</sup> Current <sup>(2)</sup>	
Output Short Circuit	Continuous
Operating Temperature	40°C to +125°C
Storage Temperature	55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. (2) Input terminals are internally diode-clamped to the power supply rails. Input signals that can exceed the supply rails by more than 0.3V should be current-limited to 5mA or less.

#### PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
INA122PA	8-Pin DIP	006
INA122P	8-Pin DIP	006
INA122UA	SO-8 Surface Mount	182
INA122U	SO-8 Surface Mount	182

NOTE: (1) For detailed drawing and dimension table, see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

### ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




**INA122** 


### **TYPICAL PERFORMANCE CURVES (CONT)**

At  $T_A = +25^{\circ}C$  and  $V_S = \pm 5V$ , unless otherwise noted.







INPUT-REFERRED OFFSET VOLTAGE WARM-UP 10 Turn-on time ≤ 1ms. Settling time to 8 final value depends on Gain-see Offset Voltage Change (µV) 6 settling time. 4 2 0 (Noise) -2 -4 -6 -8 -10 0 1 2 3 4 5 6 7 8 9 10 Time After Turn-On (ms)



QUIESCENT CURRENT vs TEMPERATURE








# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A = +25^{\circ}C$  and  $V_S = \pm 5V$ , unless otherwise noted.





### **APPLICATION INFORMATION**

Figure 1 shows the basic connections required for operation of the INA122. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to ensure good common-mode rejection. A resistance of  $10\Omega$  in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR.

#### SETTING THE GAIN

Gain of the INA122 is set by connecting a single external resistor,  $R_G$ , as shown:

$$G = 5 + \frac{200k\Omega}{R_G}$$
(1)

Commonly used gains and  $R_G$  resistor values are shown in Figure 1.

The  $200k\Omega$  term in equation 1 comes from the internal metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA122.

The stability and temperature drift of the external gain setting resistor,  $R_G$ , also affects gain.  $R_G$ 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1).

#### **OFFSET TRIMMING**

The INA122 is laser trimmed for low offset voltage and offset voltage drift. Most applications require no external

offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref terminal is added to the output signal. An op amp buffer is used to provide low impedance at the Ref terminal to preserve good common-mode rejection.





FIGURE 2. Optional Trimming of Output Offset Voltage.

#### **INPUT BIAS CURRENT RETURN PATH**

The input impedance of the INA122 is extremely high approximately  $10^{10}\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is approximately -10nA (current flows out of the input terminals). High input impedance means that this input bias current changes very little with varying input voltage.



7

FIGURE 1. Basic Connections.



Input circuitry must provide a path for this input bias current for proper operation. Figure 3 shows various provisions for an input bias current path. Without a bias current path, the inputs will float to a potential which exceeds the common-mode range of the INA122 and the input amplifiers will saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




FIGURE 3. Providing an Input Common-Mode Current Path.

#### INPUT PROTECTION

The inputs of the INA122 are protected with internal diodes connected to the power supply rails (Figure 4). These diodes will clamp the applied signal to prevent it from damaging the input circuitry. If the input signal voltage can exceed the power supplies by more than 0.3V, the input signal current should be limited to less than 5mA to protect the internal clamp diodes. This can generally be done with a series input resistor. Some signal sources are inherently current-limited and do not require limiting resistors.

#### INPUT COMMON-MODE RANGE

The common-mode range for some common operating conditions is shown in the typical performance curves. The INA122 can operate over a wide range of power supply and  $V_{REF}$  configurations, making it impractical to provide a comprehensive guide to common-mode range limits for all possible conditions. The most commonly overlooked overload condition occurs by attempting to exceed the output swing of A<sub>2</sub>, an internal circuit node that cannot be measured. Calculating the expected voltages at A<sub>2</sub>'s output (see equation in Figure 4) provides a check for the most common overload conditions.

The design of  $A_1$  and  $A_2$  are identical and their outputs can swing to within approximately 100mV of the power supply rails, depending on load conditions. When  $A_2$ 's output is saturated,  $A_1$  can still be in linear operation, responding to changes in the non-inverting input voltage. This may give the appearance of linear operation but the output voltage is invalid.

A single supply instrumentation amplifier has special design considerations. Using commonly available single-supply op amps to implement the two-op amp topology will not yield equivalent performance. For example, consider the condition where both inputs of common single-supply op amps are




FIGURE 4. INA122 Simplified Circuit Diagram.





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA122P	LIFEBUY	PDIP	Р	8	50	RoHS & Green		N / A for Pkg Type	-40 to 85	INA122P	
INA122PA	LIFEBUY	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA122P A	
INA122PAG4	LIFEBUY	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type		INA122P A	
INA122U	LIFEBUY	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 122U	
INA122U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 122U	Samples
INA122UA	LIFEBUY	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 122U A	
INA122UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 122U A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

#### PACKAGE OPTION ADDENDUM

14-Sep-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com

Texas


STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	INA122U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	INA122UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
INA122U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA122UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0

#### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

#### TUBE



#### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
INA122P	Р	PDIP	8	50	506	13.97	11230	4.32
INA122PA	Р	PDIP	8	50	506	13.97	11230	4.32
INA122PAG4	Р	PDIP	8	50	506	13.97	11230	4.32
INA122U	D	SOIC	8	75	506.6	8	3940	4.32
INA122UA	D	SOIC	8	75	506.6	8	3940	4.32

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated



IOLOGY High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100)

### FEATURES

- Slew Rate: 30V/µs
- Gain-Bandwidth Product: 35MHz
- Settling Time (0.01%): 3μs
- Overdrive Recovery: 0.4µs
- Gain Error: 0.05% Max
- Gain Drift: 5ppm/°C
- Gain Nonlinearity: 16ppm Max
- Offset Voltage (Input + Output): 600µV Max
   Drift with Temperature: 2µV/°C
- Input Bias Current: 40pA Max
- Input Offset Current: 40pA Max
   Drift with Temperature (to 70°C): 0.5pA/°C

### **APPLICATIONS**

- Fast Settling Analog Signal Processing
- Multiplexed Input Data Acquisition Systems
- High Source Impedance Signal Amplification from High Resistance Bridges, Capacitance Sensors, Photodetector Sensors
- Bridge Amplifier with < 1Hz Lowpass Filtering</p>

# DESCRIPTION


The LT<sup>®</sup>1102 is the first fast FET input instrumentation amplifier offered in the low cost, space saving 8-pin packages. Fixed gains of 10 and 100 are provided with excellent gain accuracy (0.01%) and non-linearity (3ppm). No external gain setting resistor is required.

Slew rate, settling time, gain-bandwidth product, overdrive recovery time are all improved compared to competitive high speed instrumentation amplifiers.


Industry best speed performance is combined with impressive precision specifications: less than 10pA input bias and offset currents,  $180\mu$ V offset voltage. Unlike other FET input instrumentation amplifiers, on the LT1102 there is no output offset voltage contribution to total error, and input bias currents do not double with every 10°C rise in temperature. Indeed, at 70°C ambient temperature the input bias current is only 40pA.

T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.

# TYPICAL APPLICATION



Wideband Instrumentation Amplifier



LINEAR TECHNOLOGY


# ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	±20V
Differential Input Voltage	±40V
Input Voltage	±20V

**Order Options** Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ 

# PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.



# **ELECTRICAL CHARACTERISTICS** $V_{S} = \pm 15V$ , $V_{CM} = 0V$ , $T_{A} = 25^{\circ}C$ , Gain = 10 or 100, unless otherwise noted.

				LT1102AM/AC			LT1102M/I/C			
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS	
G <sub>E</sub>	Gain Error	$V_0 = \pm 10V, R_L = 50k \text{ or } 2k$		0.010	0.050		0.012	0.070	%	
G <sub>NL</sub>	Gain Nonlinearity	$G = 100, R_L = 50k$		3	14		4	18	ppm	
		$G = 100, R_L = 2k$		8	20		8	25	ppm	
		G = 10, RL = 50k or 2k		7	16		7	30	ppm	
V <sub>OS</sub>	Input Offset Voltage			180	600		200	900	μV	
l <sub>os</sub>	Input Offset Current			3	40		4	60	pА	
I <sub>B</sub>	Input Bias Current			±3	±40		$\pm 4$	±60	pА	
	Input Resistance									
	Common Mode	$V_{CM} = -11V$ to 8V		10 <sup>12</sup>			10 <sup>12</sup>		Ω	
		$V_{CM} = 8V$ to 11V		10 <sup>11</sup>			10 <sup>11</sup>		Ω	
	Differential Mode			10 <sup>12</sup>			10 <sup>12</sup>		Ω	
en	Input Noise Voltage	0.1Hz to 10Hz		2.8			2.8		μV <sub>P-P</sub>	
	Input Noise Voltage	f <sub>0</sub> = 10Hz		37			37		nV/√Hz	
	Density	f <sub>0</sub> = 1000Hz (Note 2)		19	30		20		nV/√Hz	
	Input Noise Current Density	f <sub>0</sub> = 1000Hz, 10Hz (Note 3)		1.5	4		2	5	fA/√Hz	
	Input Voltage Range		±10.5	±11.5		±10.5	±11.5		V	
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, $V_{CM} = \pm 10.5V$	84	98		82	97		dB	
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 9 V \text{ to } \pm 18 V$	88	102		86	101		dB	
I <sub>S</sub>	Supply Current			3.3	5.0		3.4	5.6	mA	
V <sub>0</sub>	Maximum Output	$R_{L} = 50k$	±13.0	±13.5		±13.0	±13.5		V	
0	Voltage Swing	$R_{L} = 2k$	±12.0	±13.0		±12.0	±13.0		V	
BW	Bandwidth	G = 100 (Note 4)	120	220		100	220		kHz	
		G = 10 (Note 4)	2.0	3.5		1.7	3.5		MHz	
SR	Slew Rate	G = 100, $V_{IN} = \pm 0.13V$ , $V_0 = \pm 5V$	12	17		10	17		V/µs	
		$G = 10, V_{IN} = \pm 1V, V_0 = \pm 5V$	21	30		18	30		V/µs	
	Overdrive Recovery	50% Overdrive (Note 5)		400			400		ns	
	Settling Time	V <sub>0</sub> = 20V Step (Note 4)								
		G = 10 to 0.05%		1.8	4.0		1.8	4.0	μs	
		G = 10 to 0.01%		3.0	6.5		3.0	6.5	μs	
		G = 100 to 0.05%		7	13		7	13	μs	
		G = 100 to 0.01%		9	18		9	18	μs	



# $\label{eq:constraint} \begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \\ -40^\circ \textbf{C} \leq T_A \leq 85^\circ \textbf{C} \mbox{ for I grades, unless otherwise noted.} \end{array}$

 $V_S$  = ±15V,  $V_{CM}$  = 0V, Gain = 10 or 100,  $-55^\circ C \leq T_A \leq 125^\circ C$  for AM/M grades,

				T1102AN	Λ	L	.T1102N	1/1	
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
G <sub>E</sub>	Gain Error	$ \begin{array}{l} G = 100,  V_0 = \pm 10V,  R_L = 50k \mbox{ or } 2k \\ G = 10,  V_0 = \pm 10V,  R_L = 50k \mbox{ or } 2k \end{array} $		0.10 0.05	0.25 0.12		0.10 0.06	0.30 0.15	% %
TCG <sub>E</sub>	Gain Error Drift (Note 6)	G = 100, $R_L$ = 50k or 2k G = 10, $R_L$ = 50k or 2k		9 5	20 10		10 6	25 14	ppm/°C ppm/°C
G <sub>NL</sub>	Gain Nonlinearity			20 28 9	70 85 20		24 32 9	90 110 24	ppm ppm ppm
V <sub>OS</sub>	Input Offset Voltage			300	1400		400	2000	μV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift	(Note 6)		2	8		3	12	μV/°C
I <sub>OS</sub>	Input Offset Current			0.3	4		0.4	6	nA
I <sub>B</sub>	Input Bias Current			±2	±10		±2.5	±15	nA
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.3V	82	97		80	96		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 17$ V	88	100		84	99		dB
I <sub>S</sub>	Supply Current	T <sub>A</sub> = 125°C		2.5			2.5		mA
V <sub>0</sub>	Maximal Output Voltage Swing	$R_{L} = 50k$ $R_{L} = 2k$	±12.5 ±12.0	±13.2 ±12.6		±12.5 ±12.0	±13.2 ±12.6		V V

### $V_S$ = ±15V, $V_{CM}$ = 0V, Gain = 10 or 100, $0^\circ C \leq T_A \leq 70^\circ C,$ unless otherwise noted.

				LT1102A(	;		LT11020	)	
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
G <sub>E</sub>	Gain Error	$ \begin{array}{l} G = 100,  V_0 = \pm 10V,  R_L = 50k \; or \; 2k \\ G = 10,  V_0 = \pm 10V,  R_L = 50k \; or \; 2k \end{array} $		0.04 0.03	0.11 0.09		0.05 0.04	0.14 0.12	%
TCG <sub>E</sub>	Gain Error Drift (Note 6)	$G = 100, R_L = 50k \text{ or } 2k$ $G = 10, R_L = 50k \text{ or } 2k$		8 5	18 10		9 6	22 14	ppm/°C ppm/°C
G <sub>NL</sub>	Gain Nonlinearity			8 11 8	30 36 18		9 12 8	40 48 22	ppm ppm ppm
V <sub>OS</sub>	Input Offset Voltage			230	1000		280	1400	μV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift	(Note 6)		2	8		3	12	μV/°C
I <sub>OS</sub>	Input Offset Current			10	150		15	220	pА
$\Delta I_{0S} / \Delta T$	Input Offset Current Drift	(Note 6)		0.5	3		0.5	4	pA/°C
I <sub>B</sub>	Input Bias Current			±40	±300		±50	±400	pА
$\Delta I_{\rm B} / \Delta T$	Input Bias Current Drift	(Note 6)		1	4		1	6	pA/°C
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.3V	83	98		81	97		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 17$ V	87	101		85	100		dB
I <sub>S</sub>	Supply Current	T <sub>A</sub> = 70°C		2.8			2.9		mA
V <sub>0</sub>	Maximum Output Voltage Swing	$R_{L} = 50k$ $R_{L} = 2k$	±12.8 ±12.0	±13.4 ±12.8		±12.8 ±12.0	±13.4 ±12.8		V V



# **ELECTRICAL CHARACTERISTICS**

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: This parameter is tested on a sample basis only.

Note 3: Current noise is calculated from the formula:

 $i_n = (2qI_B)^{1/2}$ 


where  $q = 1.6 \cdot 10^{-19}$  coulomb. The noise of source resistors up to  $1G\Omega$  swamps the contribution of current noise.

**Note 4:** This parameter is not tested. It is guaranteed by design and by inference from the slew rate measurement.


**Note 5:** Overdrive recovery is defined as the time delay from the removal of an input overdrive to the output's return from saturation to linear operation.


50% overdrive equals  $V_{IN} = \pm 2V$  (G = 10) or  $V_{IN} = \pm 200mV$  (G = 100). **Note 6:** This parameter is not tested. It is guaranteed by design and by inference from other tests.


# TYPICAL PERFORMANCE CHARACTERISTICS




Small Signal Response, G = 100 (Input = 5mV Pulse)








Settling Time, G = 10 (Input From –10V to 10V)






Settling Time, G = 100 (Input From –10V to 10V)




Settling Time, G = 10 (Input From 10V to –10V)




LT1102 • TPC05

Settling Time, G = 100 (Input From 10V to -10V)






# **TYPICAL PERFORMANCE CHARACTERISTICS**







# TYPICAL PERFORMANCE CHARACTERISTICS




Gain Error vs Temperature





Gain Nonlinearity Over Temperature






# APPLICATIONS INFORMATION

In the two op amp instrumentation amplifier configuration, the first amplifier is basically in unity gain, and the second amplifier provides all the voltage gain. In the LT1102, the second amplifier is decompensated for gain of 10 stability, therefore high slew rate and bandwidth are achieved. Common mode rejection versus frequency is also optimized in the G = 10 mode, because the bandwidths of the two op amps are similar. When G = 100, this statement is no longer true; however, by connecting an 18pF capacitor between pins 1 and 2, a common mode AC gain is created to cancel the inherent roll-off. From 200Hz to 30kHz, CMRR versus frequency is improved by an order of magnitude.

#### Input Protection

Instrumentation amplifiers are often used in harsh environments where overload conditions can occur. The LT1102 employs FET input transistors, consequently the differential input voltage can be  $\pm 30V$  (with  $\pm 15V$ supplies,  $\pm 36V$  with  $\pm 18V$  supplies). Some competitive instrumentation amplifiers have NPN inputs which are protected by back-to-back diodes. When the differential input Voltage exceeds  $\pm 13V$  on these competitive devices, input current increases to milliampere level; more than  $\pm 10V$  differential voltage can cause permanent damage.

When the LT1102 inputs are pulled below the negative supply or above the positive supply, the inputs will clamp a diode voltage below or above the supplies. No damage will occur if the input current is limited to 20mA.



#### Gains Between 10 and 100


Gains between 10 and 100 can be achieved by connecting two equal resistors (=  $R_X$ ) between pins 1 and 2 and pins 7 and 8.

$$Gain = 10 + \frac{R_X}{R + R_X/90}$$

The nominal value of R is  $1.84k\Omega$ . The usefulness of this method is limited by the fact that R is not controlled to better than  $\pm 10\%$  absolute accuracy in production. However, on any specific unit, 90R can be measured between Pins 1 and 2.



### **APPLICATIONS INFORMATION**




Gain = 20, 110, or 200 Instrumentation Amplifiers




S4B

AO A1 EN 800kHz SIGNALS CAN BE MULTIPLEXED WITH LT1102 IN G = 10



#### **Dynamic Response of the Current Source**


LT1102 • Al03



LT1102 • AI05

TECHNOLOGY


# TYPICAL APPLICATIONS




**Basic Connections** 




**Offset Nulling** 







### PACKAGE DESCRIPTION






Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

### **PACKAGE DESCRIPTION**

N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)



NOTE: 1. DIMENSIONS ARE <u>INCHES</u> \* THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

